Faculty

Institution

Unit

Venue

Ken Mai

Principal Systems Scientist

Carnegie Mellon University

Affiliations

College of Engineering

Electrical & Computer Engineering

Ken Mai is currently serving as a College Of Engineering Principal Systems Scientist at Carnegie Mellon University.

Honors

Create free account to unlock more features

Experiences

Create free account to unlock more features

Education

Create free account to unlock more features

Ken Mai

Carnegie Mellon University

Principal Systems Scientist

You can click a keyword to filter the displayed items

computer engineering electrical engineering microelectronics computer architecture integrated circuits hardware security vlsi circuit vlsi technology systems engineering microarchitecture field programmable gate array engineering microelectronics reliability high performance computer architecture vlsi design memory architectures computer security power electronics flash memory fpga design electronics cryptographic hardware memory reconfigurable architectures semiconductors electronic packaging emerging memory technologies hardware acceleration optoelectronics reliability engineering beyond cmos semiconductor memory low-power electronics solid-state electronics communication security non-volatile memory computer-aided design reliability physics reconfigurability asic implementation electronic memory secure computing smart memories bulk cmos circuit design error correction logic family caching nuclear engineering circuit techniques statistical learning electronic materials physical unclonable function accelerated design embedded architecture control architecture side-channel attacks hardware architecture intermittently connected device distributed computing transmission system fpga fabrics secure chip odometers single-rail logic style electrical transmission advanced metering infrastructure electric power transmission wireless power transmission error patterns data retention custom logic single-chip heterogeneous computing two-dimensional error coding retention-aware error management nanoscale cmos nanoscale lithography biosystems biofabrication clinical engineering image analysis applied artificial intelligence bioelectronics biotechnology advance intelligent computing system engineering education embedded systems condensed matter physics bose-einstein condensation cell engineering electrical engineering technology optical image recognition nature physic engineering education electrical insulation intelligent systems phase transitions digital image processing soft computing quantum materials management engineering electricity generation engineering management condensed matter industrial informatics computer design biomedical systems quantum solid

Video Presentations

Notable Scholarly Works

Notable Federal Grants

Collaborators

A 748 Gops/W Risc-V Soc With Reconfigurable Custom Instructions via a Synthesized Efpga With 1.8 µS Configuration Time in 22Nm Finfet. (2025)

reconfigurable custom instructionsrisc-vsystem on chipvlsi designcomputer engineeringintegrated circuitssynthesized efpgagops/w risc-v socelectrical engineeringmicroelectronicsvlsi technologyvlsi circuit

A 748 Gops/W Risc-V Soc With Reconfigurable Custom Instructions via a Synthesized Efpga With 1.8µS Configuration Time in 22Nm Finfet. 2025 IEEE Custom Integrated Circuits Conference (CICC) (2025)

physical design (electronics)microarchitecturecomputer architectureintegrated circuitselectronic packagingvlsi technologyvlsi circuitcomputer engineeringfield programmable gate arraymicroelectronicshardware securityembedded systemssystem on chipcircuit designmicroelectronics reliabilityvlsi designelectrical engineeringvlsi architecturedesign automation

A Soft Error Tolerant Flip-Flop for Efpga Configuration Hardening in 22Nm Finfet Process. (2025)

advanced packaging (semiconductors)efpga configuration hardeningchip on boardvlsi designintegrated circuitselectronic packagingfinfet processelectrical engineeringmicroelectronicsvlsi technologyengineeringvlsi circuit

Towards an Algorithm-Based Approach for Soft Error Tolerance Using Interval Arithmetic. (2025)

interval computationsmathematical programmingnumerical analysisreliability engineeringsystem safetyreliabilityengineering optimizationverificationinterval analysiscomputer engineeringerror correctionapproximation theorysoft computingnumerical algorithmsnumerical mathematicscomputational engineeringerror control techniquesystems engineeringcyber-physical systemsdigital signal processingapproximate computingcomputer science

Towards an Algorithm-Based Approach for Soft Error Tolerance Using Interval Arithmetic. 2025 IEEE High Performance Extreme Computing Conference (HPEC) (2025)

reliability engineeringcomputer architecturevlsi circuitengineering optimizationdesign optimizationcomputer engineeringparallel computingmultidisciplinary optimizationapproximation theoryembedded systemssoft computingnumerical algorithmscomputational engineeringhardware reliabilityhigh performance computer architecturealgorithmic developmentsystems engineeringcyber-physical systemsultra-low latencyapproximate computingvlsi architecturecomputer science

A 1.19 Ghz 9.52 Gsamples/Sec Radix-8 Fft Hardware Accelerator in 28nm. (2024)

computer engineeringaccelerator technologyhardware accelerationghz 9.52integrated circuitsfield programmable gate arraydomain-specific accelerator

A 1.19Ghz 9.52Gsamples/Sec Radix-8 Fft Hardware Accelerator in 28nm. (2024)

Larry TangSiyuan ChenKeshav HarisrikanthGuanglin XuFranz FranchettiKen Mai

computer engineeringhardware accelerationaccelerator technologyparticle acceleratorshigh performance computer architectureelectrical engineeringmicroelectronicspower electronicsvlsi technologyhardware platform

A 1.19Ghz 9.52Gsamples/Sec Radix-8 Fft Hardware Accelerator in 28nm. 2024 IEEE Hot Chips 36 Symposium (HCS) (2024)

microarchitecturecomputer architectureintegrated circuitsvlsi technologyfusion engineeringvlsi circuitcomputer engineeringcomputational electromagneticsaccelerator technologyfield programmable gate arraymicroelectronicshardware algorithmsystem on chipfusionhigh performance computer architectureaccelerator physicsinstrumentationelectromagnetic fieldsparticle acceleratorsparticle beamelectrical engineering

An Ip-Agnostic Foundational Cell Array Offering Supply Chain Security. (2024)

Christopher TalbotDeepali GargLawrence PileggiKenneth Mai

ip-agnostic foundational cellsupply chain security

A Vital-Signs Monitoring Wristband With Real-Time In-Sensor Data Analysis Using Very Low-Hardware Resources. IEEE Sensors Journal (2024)

Quentin MascretDharmendra GurveAbdelrahman AbdouSharmistha BhadraNathaniel LasryKristiina MaiSridhar Krishnan Benoit Gosselin

sensor technologytechnologysystems engineeringwearable technologymonitoring technologylow-hardware resourceshealth monitoringembedded sensingvital-signs monitoring wristbandelectrical engineeringbiometricssignal processingphysiological measurementsmobile sensingdigital healthinstrumentation

1
2
3
4
5
17
10 / page

Ken Mai

Principal Systems Scientist

Carnegie Mellon University

Affiliations

College of Engineering

Electrical & Computer Engineering

Ken Mai is currently serving as a College Of Engineering Principal Systems Scientist at Carnegie Mellon University.

Honors

Create free account to unlock more features

Experiences

Create free account to unlock more features

Education

Create free account to unlock more features

Ken Mai

Carnegie Mellon University

Principal Systems Scientist

You can click a keyword to filter the displayed items

Video Presentations

Notable Scholarly Works

Notable Federal Grants

Collaborators

A 748 Gops/W Risc-V Soc With Reconfigurable Custom Instructions via a Synthesized Efpga With 1.8 µS Configuration Time in 22Nm Finfet. (2025)

A 748 Gops/W Risc-V Soc With Reconfigurable Custom Instructions via a Synthesized Efpga With 1.8µS Configuration Time in 22Nm Finfet. 2025 IEEE Custom Integrated Circuits Conference (CICC) (2025)

A Soft Error Tolerant Flip-Flop for Efpga Configuration Hardening in 22Nm Finfet Process. (2025)

Towards an Algorithm-Based Approach for Soft Error Tolerance Using Interval Arithmetic. (2025)

Towards an Algorithm-Based Approach for Soft Error Tolerance Using Interval Arithmetic. 2025 IEEE High Performance Extreme Computing Conference (HPEC) (2025)

A 1.19 Ghz 9.52 Gsamples/Sec Radix-8 Fft Hardware Accelerator in 28nm. (2024)

computer engineeringaccelerator technologyhardware accelerationghz 9.52integrated circuitsfield programmable gate arraydomain-specific accelerator

A 1.19Ghz 9.52Gsamples/Sec Radix-8 Fft Hardware Accelerator in 28nm. (2024)

Larry TangSiyuan ChenKeshav HarisrikanthGuanglin XuFranz FranchettiKen Mai

A 1.19Ghz 9.52Gsamples/Sec Radix-8 Fft Hardware Accelerator in 28nm. 2024 IEEE Hot Chips 36 Symposium (HCS) (2024)

An Ip-Agnostic Foundational Cell Array Offering Supply Chain Security. (2024)

Christopher TalbotDeepali GargLawrence PileggiKenneth Mai

ip-agnostic foundational cellsupply chain security

A Vital-Signs Monitoring Wristband With Real-Time In-Sensor Data Analysis Using Very Low-Hardware Resources. IEEE Sensors Journal (2024)

Quentin MascretDharmendra GurveAbdelrahman AbdouSharmistha BhadraNathaniel LasryKristiina MaiSridhar Krishnan Benoit Gosselin

1
2
3
4
5
17
10 / page

Similar Faculty Members

Franz Franchetti

Institution

Carnegie Mellon University

biosystems

digital image processing

Wayne Burleson

Institution

University of Massachusetts Amherst

sensor

field programmable gate array

Michael Niemier

Institution

University of Notre Dame

parallel computing

computer engineering

Rakesh Kumar

Institution

University of Illinois Urbana-Champaign

fault tolerance

systems engineering

Domenic Forte

Institution

University of Florida

cryptographic hardware

biometrics

Kai Ni

Institution

University of Notre Dame

nanoelectronics

computer engineering

Sandip Kundu

Institution

University of Massachusetts Amherst

big data

vlsi circuit design

Amit Ranjan Trivedi

Institution

University of Illinois Chicago

industrial artificial intelligence

ai architecture

Mehran Mozaffari Kermani

Institution

University of South Florida

cryptographic hardware

quantum information science

Swarup Bhunia

Institution

University of Florida

cryptographic hardware

nanocomputing

Similar Faculty Members

Franz Franchetti

Institution

Carnegie Mellon University

biosystems

digital image processing

Wayne Burleson

Institution

University of Massachusetts Amherst

sensor

field programmable gate array

Michael Niemier

Institution

University of Notre Dame

parallel computing

computer engineering

Rakesh Kumar

Institution

University of Illinois Urbana-Champaign

fault tolerance

systems engineering

Domenic Forte

Institution

University of Florida

cryptographic hardware

biometrics

Kai Ni

Institution

University of Notre Dame

nanoelectronics

computer engineering

Sandip Kundu

Institution

University of Massachusetts Amherst

big data

vlsi circuit design

Amit Ranjan Trivedi

Institution

University of Illinois Chicago

industrial artificial intelligence

ai architecture

Mehran Mozaffari Kermani

Institution

University of South Florida

cryptographic hardware

quantum information science

Swarup Bhunia

Institution

University of Florida

cryptographic hardware

nanocomputing