Faculty

Institution

Unit

Venue

Bevan Baas

Professor

University of California, Davis

Affiliations

College of Engineering

Electrical and Computer Engineering

Computer Engineering

Integrated Circuits and Systems

Bevan Baas is currently serving as a College Of Engineering Professor at University of California, Davis.

Honors

Create free account to unlock more features

Experiences

Create free account to unlock more features

Education

Create free account to unlock more features

Bevan Baas

University of California, Davis

Professor

You can click a keyword to filter the displayed items

electrical engineering computer engineering systems engineering computer architecture power electronics engineering processor architectures parallel computing vlsi technology hardware acceleration optoelectronics digital signal processing microelectronics vlsi design signal processing embedded systems instrumentation vlsi circuit array computing video processing data compression high performance computing video coding format many-core architectures image compression asynchronous array computer-aided design microarchitecture high-performance architectures hardware architecture advanced computing technology integration reconfigurable architectures vlsi architecture array processing simple processors gals chip multiprocessors ldpc codes many-core processor arrays solid-state electronics electronics semiconductor technology device modeling performance prediction router architecture router design manycore processor circuit design energy optimization parallel processing fpga design cmos device performance accurate prediction dsp applications dynamic voltage fine-grained many-core system dense on-chip networks interconnect topology scientific computing wireless communications microwave technology engineering optimization synthetic aperture radar high performance computer architecture information technology architectural design documentation performance modeling device integration advanced networking technology scaling reconfigurability low-complexity message-passing algorithm ldpc decoders mac processor data transfers computer science embedded architecture scientific workloads

Notable Scholarly Works

Notable Federal Grants

Collaborators

A Scalable Jpeg Encoder on a Many-Core Array. (2023)

Thomas AbbottBevan Baas

many-core arrayelectrical engineeringscalable jpeg encoder

Many-Core Display Stream Compression Decoders With Simplified Pixel Prediction. 2022 IEEE 65th International Midwest Symposium on Circuits and Systems (MWSCAS) (2023)

Shifu WuBevan Baas

computer engineeringcomputer visiondata compressionsimplified pixel predictionimage compression

A Low-Overhead Method for the Accurate Estimation of the Maximum Operating Clock Frequency. (2022)

Brent BohnenstiehlAaron StillmakerTimothy AndreasBevan Baas

accurate estimationelectrical engineeringlow-overhead method

Architecture and 28 Nm Cmos Design of a 1886 Mbin/Sec Context-Adaptive Binary Arithmetic Coder (Cabac) Encoder. (2022)

Renjie ChenAaron StillmakerBevan Baas

embedded systemsdesignvlsi designcomputer engineeringcomputer architectureelectrical engineeringelectronic designnm cmos design

Efficient and High-Performance Sparse Matrix-Vector Multiplication on a Many-Core Array. (2022)

Peiyao ShiAaron StillmakerBevan Baas

many-core arrayparallel computingapplied mathematicsarray processingmachine learningarray computing

Energy-Efficient Canonical Huffman Decoders on Many-Core Processor Arrays and Fpgas. Integration (2022)

Satyabrata SarangiBevan Baas

systems engineeringengineeringenergy efficiencymany-core processor arraysfpga designhardware accelerationcomputer architecturedata integrationelectrical engineeringtechnology integrationsystem integrationprocessor architecturesinstrumentation

Technical Program Committee. 2022 IEEE International Reliability Physics Symposium (IRPS) (2022)

Reid BaileyRichard BlackmonBethany BrinkmanDaniel CastanedaAfsaneh DoryabJason ForsythGregory GerlingChantel GrossShraddha JamesJames LarkGarrick LouisWill PluerJulie QuinnWilliam SchererJonathan SuTsung-Chow Su

program evaluationtechnical program committeeinstructional programcomputer sciencedocumentation

A 1448-Mpixel/S, 84-Pj/Pixel Display Stream Compression Encoder in 28 Nm for 4K Video Resolution. 2022 IEEE Asian Solid-State Circuits Conference (A-SSCC) (2021)

S. WuK. De SilvaS. GutgutiaB. BaasM. Alioto

vlsi technologycomputer engineeringsolid-state electronicsvideo resolutiondata compressionlossless compressionsemiconductorselectrical engineeringvideo processingimage compressionoptoelectronicslossy compressionengineering

Canonical Huffman Decoder on Fine-Grain Many-Core Processor Arrays. Proceedings of the 28th Asia and South Pacific Design Automation Conference (2021)

Satyabrata SarangiBevan Baas

computer sciencecomputer architectureprocessor architecturescanonical huffman decoder

DEEPSCALETOOL: A Tool for the Accurate Estimation of Technology Scaling in the Deep-Submicron Era. 2022 IEEE International Symposium on Circuits and Systems (ISCAS) (2021)

Satyabrata SarangiBevan Baas

technologydeep-submicron eradeep learningaccurate estimationmachine learningtechnology scaling

1
2
3
4
5
10
10 / page

Bevan Baas

Professor

University of California, Davis

Affiliations

College of Engineering

Electrical and Computer Engineering

Computer Engineering

Integrated Circuits and Systems

Bevan Baas is currently serving as a College Of Engineering Professor at University of California, Davis.

Honors

Create free account to unlock more features

Experiences

Create free account to unlock more features

Education

Create free account to unlock more features

Bevan Baas

University of California, Davis

Professor

You can click a keyword to filter the displayed items

Notable Scholarly Works

Notable Federal Grants

Collaborators

A Scalable Jpeg Encoder on a Many-Core Array. (2023)

Thomas AbbottBevan Baas

many-core arrayelectrical engineeringscalable jpeg encoder

Many-Core Display Stream Compression Decoders With Simplified Pixel Prediction. 2022 IEEE 65th International Midwest Symposium on Circuits and Systems (MWSCAS) (2023)

Shifu WuBevan Baas

computer engineeringcomputer visiondata compressionsimplified pixel predictionimage compression

A Low-Overhead Method for the Accurate Estimation of the Maximum Operating Clock Frequency. (2022)

Brent BohnenstiehlAaron StillmakerTimothy AndreasBevan Baas

accurate estimationelectrical engineeringlow-overhead method

Architecture and 28 Nm Cmos Design of a 1886 Mbin/Sec Context-Adaptive Binary Arithmetic Coder (Cabac) Encoder. (2022)

Renjie ChenAaron StillmakerBevan Baas

embedded systemsdesignvlsi designcomputer engineeringcomputer architectureelectrical engineeringelectronic designnm cmos design

Efficient and High-Performance Sparse Matrix-Vector Multiplication on a Many-Core Array. (2022)

Peiyao ShiAaron StillmakerBevan Baas

many-core arrayparallel computingapplied mathematicsarray processingmachine learningarray computing

Energy-Efficient Canonical Huffman Decoders on Many-Core Processor Arrays and Fpgas. Integration (2022)

Satyabrata SarangiBevan Baas

Technical Program Committee. 2022 IEEE International Reliability Physics Symposium (IRPS) (2022)

program evaluationtechnical program committeeinstructional programcomputer sciencedocumentation

A 1448-Mpixel/S, 84-Pj/Pixel Display Stream Compression Encoder in 28 Nm for 4K Video Resolution. 2022 IEEE Asian Solid-State Circuits Conference (A-SSCC) (2021)

S. WuK. De SilvaS. GutgutiaB. BaasM. Alioto

Canonical Huffman Decoder on Fine-Grain Many-Core Processor Arrays. Proceedings of the 28th Asia and South Pacific Design Automation Conference (2021)

Satyabrata SarangiBevan Baas

computer sciencecomputer architectureprocessor architecturescanonical huffman decoder

DEEPSCALETOOL: A Tool for the Accurate Estimation of Technology Scaling in the Deep-Submicron Era. 2022 IEEE International Symposium on Circuits and Systems (ISCAS) (2021)

Satyabrata SarangiBevan Baas

technologydeep-submicron eradeep learningaccurate estimationmachine learningtechnology scaling

1
2
3
4
5
10
10 / page

Similar Faculty Members

Sandip Kundu

Institution

University of Massachusetts Amherst

big data

vlsi circuit design

Wayne Burleson

Institution

University of Massachusetts Amherst

sensor

field programmable gate array

Alan George

Institution

University of Florida

supercomputer architecture

high performance computing

Ali Akoglu

Institution

University of Arizona

resource management

design automation

Rajit Manohar

Institution

Yale University

electrical engineering

computer engineering

Borivoje Nikolic

Institution

University of California, Berkeley

electrical engineering

engineering

Janardhan Rao Jana Doppa

Institution

Oregon State University

industrial artificial intelligence

machine learning

Partha Pratim Pande

Institution

Washington State University

systems engineering

electrical engineering

Bill Lin

Institution

University of California, San Diego

gigascale integration

computer engineering

James C. Hoe

Institution

Carnegie Mellon University

design automation

high-level hardware design

Similar Faculty Members

Sandip Kundu

Institution

University of Massachusetts Amherst

big data

vlsi circuit design

Wayne Burleson

Institution

University of Massachusetts Amherst

sensor

field programmable gate array

Alan George

Institution

University of Florida

supercomputer architecture

high performance computing

Ali Akoglu

Institution

University of Arizona

resource management

design automation

Rajit Manohar

Institution

Yale University

electrical engineering

computer engineering

Borivoje Nikolic

Institution

University of California, Berkeley

electrical engineering

engineering

Janardhan Rao Jana Doppa

Institution

Oregon State University

industrial artificial intelligence

machine learning

Partha Pratim Pande

Institution

Washington State University

systems engineering

electrical engineering

Bill Lin

Institution

University of California, San Diego

gigascale integration

computer engineering

James C. Hoe

Institution

Carnegie Mellon University

design automation

high-level hardware design